

## Table of Contents

<b><u>1.0 INTRODUCTION</u></b>	1
1.1 Remote Terminal Features	1
1.1.1 Indexing	1
1.1.2 Buffer Ping-Pong	1
1.1.3 Circular Buffers	1
1.1.4 Internal Illegalization	1
1.1.5 Broadcast	1
1.1.6 Interrupt History	1
1.1.7 Message Information	1
1.2 Bus Controller Features	1
1.2.1 Multiple Message Processing	2
1.2.2 Message Scheduling	2
1.2.3 Polling	2
1.2.4 Automatic Retry	2
1.3 Monitor Terminal Features	2
1.3.1 Message Information	2
1.4 Remote Terminal/Monitor Terminal Features	2
1.5 Protocol Definition	2
1.6 S $\mu$ MMIT Transceivers	2
1.7 S $\mu$ MMIT XTE Memory	2
<b><u>2.0 REMOTE TERMINAL ARCHITECTURE</u></b>	6
2.1 Register Descriptions	6
2.1.1 Control Register	6
2.1.2 Operational Status Register	8
2.1.3 Current Command Register	9
2.1.4 Interrupt Mask Register	10
2.1.5 Pending Interrupt Register	10
2.1.6 Interrupt Log List Pointer Register	12
2.1.7 Bit Word Register	12
2.1.8 Time-Tag Register	13
2.1.9 Remote Terminal Descriptor Pointer Register	13
2.1.10 1553 Status Word Bits Register	14
2.1.11 Illegalization Registers	16
2.2 Descriptor Block	18
2.2.1 Receive Control Word	21
2.2.2 Transmit Control Word	22
2.2.3 Mode Code Receive Control Word	23
2.2.4 Mode Code Transmit Control Word	24
2.2.5 Data Pointer A and B	25
2.2.6 Broadcast Data Pointer	25
2.3 Data Structures	25
2.3.1 Subaddress Receive Data	28

2.3.2 Subaddress Transmit Data	28
2.3.2.1 Transmit Information (Info) Word	29
2.3.3 Mode Code Data	29
2.3.3.1 Mode Code Receive Information (Info) Word	30
2.3.3.2 Mode Code Transmit Information (Info) Word	30
2.4 Mode Code and Subaddress	31
2.5 Encoder and Decoder	33
2.6 RT-RT Transfer Compare	33
2.7 Terminal Address	33
2.8 Reset	33
2.9 MIL-STD-1553A Operation	34
<b><u>3.0 BUS CONTROLLER ARCHITECTURE</u></b>	<b>35</b>
3.1 Register Descriptions	35
3.1.1 Control Register	36
3.1.2 Operational Status Register	37
3.1.3 Current Command Register	38
3.1.4 Interrupt Mask Register	38
3.1.5 Pending Interrupt Register	39
3.1.6 Interrupt Log List Pointer Register	40
3.1.7 BIT Word Register	40
3.1.8 Minor Frame Timer Register	40
3.1.9 Command Block Pointer Register	41
3.1.10 BC Command Block Initialization Control Register	41
3.2 SBC Architecture	42
3.2.1 Control Word	43
3.2.1.1 Opcode Definition	44
3.2.1.2 Condition Codes	45
3.2.2 Command Words	45
3.2.3 Data Pointer	45
3.2.4 Status Words	46
3.2.5 Branch Address	46
3.2.6 Timer Value	46
3.3 Command Block Chaining	46
3.4 Memory Architecture	48
3.5 Message Processing	49
3.6 MIL-STD-1553A Operation	50
<b><u>4.0 MONITOR TERMINAL ARCHITECTURE</u></b>	<b>51</b>
4.1 Register Descriptions	51
4.1.1 Control Register	52
4.1.2 Operational Status Register	53
4.1.3 Current Command Register	54
4.1.4 Interrupt Mask Register	54
4.1.5 Pending Interrupt Register	55
4.1.6 Interrupt Log List Pointer Register	55

4.1.7 BIT Word Register	56
4.1.8 Time-Tag Register	56
4.1.9 Initial Monitor Block Pointer Register	56
4.1.10 Initial Monitor Data Pointer Register	57
4.1.11 Monitor Block Counter Register	57
4.1.12 Monitor Filter Register	57
4.1.13 Monitor Filter Register	57
4.2 SMT Architecture	58
4.2.1 Message Information Word	58
4.2.1.1 Message Information Bits	59
4.2.2 Command Words	59
4.2.3 Data Pointer	59
4.2.4 Status Words	59
4.2.5 Time-Tag	59
4.2.6 Unused	59
4.3 Monitor Block Chaining	60
4.4 Memory Architecture	60
4.5 Message Processing	61
4.5.1 Error Condition Message Processing	61
4.6 Remote Terminal/Monitor Terminal Operation	61
4.7 MIL-STD-1553A Operation	62
<b><u>5.0 ENHANCED S<math>\mu</math>MMIT FAMILY OPERATION</u></b>	63
5.1 Message Time-out	
5.2 DMA Time-out	63
5.3 Circular Buffers	63
5.3.1 Mode Number 0	63
5.3.2 Mode Number 1	63
5.3.3 Mode Number 2	63
5.4 Ping-Pong Handshake	64
5.5 Circular Buffer #1	64
5.6 Circular Buffer #2	66
5.7 Ping-Pong Enable/Disable Handshake	68
<b><u>6.0 INTERRUPT ARCHITECTURE</u></b>	71
6.1 S $\mu$ MMIT E & S $\mu$ MMIT LXE/DXE	71
6.1.1 Interrupt Identification Word (IIW)	71
6.1.2 Interrupt Address Word (IAW)	71
6.1.3 Interrupt Log List Address	71
6.2 S $\mu$ MMIT XTE	74
6.2.1 Interrupt Identification Word (IIW)	74
6.2.2 Interrupt Address Word (IAW)	74
6.2.3 Interrupt Log List Address	74

<b><u>7.0 AUTO-INITIALIZATION</u></b>	76
7.1 S $\mu$ MMIT E & S $\mu$ MMIT LXE/DXE	76
7.1.1 SRT Auto-Initialization	76
7.1.2 SMT Auto-Initialization	76
7.1.3 SBC Auto-Initialization	76
7.1.4 Auto-Initialization Hardware	76
7.2 S $\mu$ MMIT XTE	78
7.2.1 SRT Auto-Initialization	78
7.2.2 SMT Auto-Initialization	78
7.2.3 SBC Auto-Initialization	78
7.2.4 Auto-Initialization Hardware	78
<b><u>8.0 TESTABILITY</u></b>	
<b><u>9.0 SYSTEM CONFIGURATION</u></b>	82
9.1 S $\mu$ MMIT E & S $\mu$ MMIT LXE/DXE	82
9.1.1 Transmitter/Receiver Interface	82
9.1.2 Register Transfers	83
9.1.3 DMA Configuration	84
9.1.4 DMA Transfers	84
9.1.5 Buffer Mode Operation	84
9.2 S $\mu$ MMIT XTE	87
9.2.1 Internal Registers	87
9.2.2 Memory Map	87
9.2.3 Buffer Mode Operation	87
9.2.4 Hardware Interface	87
<b><u>10.0 SERIAL DATA BUS INTERFACE</u></b>	94
10.1 Transmitter	94
10.2 Receiver	94
10.3 Recommended Thermal Protection	94
<b><u>11.0 S<math>\mu</math>MMIT PIN IDENTIFICATION AND DESCRIPTION</u></b>	97
11.1 S $\mu$ MMIT Functional Pin Description	98
11.1.1 Data Bus	98
11.1.2 Address Bus	99
11.1.3 Remote Terminal Address Inputs	99
11.1.4 JTAG Testability Pins	100
11.1.5 Biphase Inputs	100
11.1.6 Biphase Outputs	101
11.1.7 DMA Signals	101
11.1.8 Control Signals	102
11.1.9 Status Signals	103
11.1.10 Power/Ground	104

<b><u>12.0 S<math>\mu</math>MMIT LX/DX PIN IDENTIFICATION AND DESCRIPTION</u></b>	105
12.1 S $\mu$ MMIT Functional Pin Description	106
12.1.1 Data Bus	106
12.1.2 Address Bus	107
12.1.3 Remote Terminal Address Inputs	107
12.1.4 JTAG Testability Pins	108
12.1.5 Biphase Inputs/Outputs	108
12.1.6 DMA Signals	109
12.1.7 Control Signals	110
12.1.8 Status Signals	111
12.1.9 Power/Ground	112
<b><u>13.0 S<math>\mu</math>MMIT XT PIN IDENTIFICATION AND DESCRIPTION</u></b>	113
13.1 S $\mu$ MMIT Functional Pin Description	114
13.1.1 Data Bus DA	114
13.1.2 Address Bus A(15:0)	115
13.1.3 Auto-initialization Address Bus EA(12:0)	115
13.1.4 Auto-initialization Data Bus ED(7:0)	116
13.1.5 Remote Terminal Address Inputs	116
13.1.6 JTAG Testability Pins	117
13.1.7 Biphase Inputs/Outputs	117
13.1.8 Control Signals	118
13.1.9 Status Signals	120
13.1.10 Power/Ground	120
13.1.11 No Comments	121
<b><u>14.0 S<math>\mu</math>MMIT E ABSOLUTE MAXIMUM RATINGS</u></b>	122
<b><u>15.0 S<math>\mu</math>MMIT E RECOMMENDED OPERATING CONDITIONS</u></b>	122
<b><u>16.0 S<math>\mu</math>MMIT E DC ELECTRICAL CHARACTERISTICS</u></b>	123
<b><u>17.0 S<math>\mu</math>MMIT LXE/DXE &amp; SUMMIT XTE ABSOLUTE MAXIMUM RATINGS</u></b>	124
<b><u>18.0 S<math>\mu</math>MMIT LXE/DXE &amp; SuMMIT XTE RECOMMENDED OPERATING CONDITIONS</u></b>	125
<b><u>19.0 S<math>\mu</math>MMIT LXE/DXE &amp; SuMMIT XTE DC ELECTRICAL CHARACTERISTICS</u></b>	126
19.1 S $\mu$ MMIT DXE & XTE DC Electrical Characteristics	126
19.2 S $\mu$ MMIT LXE & XTE (15 & 12) DC Electrical Characteristics	127
19.3 S $\mu$ MMIT DXE & XTE (5) DC Electrical Characteristics	127
<b><u>20.0 S<math>\mu</math>MMIT E &amp; SuMMIT LXE/DXE AC ELECTRICAL CHARACTERISTICS</u></b>	128

<b><u>21.0 S<math>\mu</math>MMIT XTE AC ELECTRICAL CHARACTERISTICS</u></b>	135
<b><u>22.0 S<math>\mu</math>MMIT LXE/DXE &amp; S<math>\mu</math>MMIT XTE RECEIVER ELECTRICAL CHARACTERISTICS</u></b>	145
22.1 S $\mu$ MMIT LXE & XTE (15 & 12) Receiver Electrical Characteristics	145
22.2 S $\mu$ MMIT DXE & XTE (5) Receiver Electrical Characteristics	146
<b><u>23.0 S<math>\mu</math>MMIT LXE/DXE &amp; S<math>\mu</math>MMIT XTE TRANSMITTER ELECTRICAL CHARACTERISTICS</u></b>	147
23.1 S $\mu$ MMIT LXE & XTE (15 & 12) Transmitter Electrical Characteristics	
23.2 S $\mu$ MMIT DXE & XTE (5) Transmitter Electrical Characteristics	148
<b><u>24.0 S<math>\mu</math>MMIT LXE/DXE &amp; S<math>\mu</math>MMIT XTE AC ELECTRICAL CHARACTERISTICS</u></b>	149
24.1 S $\mu$ MMIT LXE & XTE (15 & 12) AC Electrical Characteristics	149
24.2 S $\mu$ MMIT DXE & XTE (5) AC Electrical Characteristics	149
<b><u>25.0 PACKAGING</u></b>	152
<b><u>26.0 ORDERING INFORMATION</u></b>	159